

What is claimed is:

- 1 1. A method for use with a computer system, comprising:
2 permitting a first bus agent to access a bus during windows of time and preventing
3 the first bus agent from accessing the bus outside of the windows to permit a second bus
4 agent to access the bus, the first bus agent having a higher priority than the second bus
5 agent;
6 monitoring use of the bus by the second bus agent during the windows; and
7 selectively regulating the durations of the windows based on the use.
- 1 2. The method of claim 1, wherein the first bus agent comprises:
2 a system controller.
- 1 3. The method of claim 1, wherein the second bus agent comprises:
2 a processor.
- 1 4. The method of claim 1, wherein the act of monitoring comprises:
2 determining a number of clock cycles in which first bus agent accesses the bus
3 during the window.
- 1 5. The method of claim 1, wherein the act of regulating comprises:
2 decreasing the duration of one of the windows if the amount of use by the first bus
3 agent approximately increases above a threshold.
- 1 6. The method of claim 1, wherein the act monitoring comprises:
2 counting clock cycles when the first bus agent requests ownership of the bus.
- 1 7. The method of claim 1, wherein the bus comprises:
2 a local bus.

1 8. The method of claim 1, wherein the bus comprises:
2 a Pentium Pro bus.

1 9. A method for use with a computer system, comprising:
2 permitting a first bus agent to access a bus during predetermined windows of time,
3 the first bus agent having a lower priority than a second bus agent;
4 preventing the second bus agent from accessing the bus during the windows;
5 monitoring use of the bus by the first bus agent during the windows; and
6 selectively regulating the duration of the window based on the use.

1 10. The method of claim 9, wherein the first bus agent comprises:
2 a processor.

1 11. The method of claim 9, wherein the second bus agent comprises:
2 a system controller.

1 12. The method of claim 8, wherein the act of monitoring comprises:
2 determining a number of clock cycles in which the first bus agent accesses the bus
3 during the window.

1 13. The method of claim 9, further comprising:
2 permitting the second bus agent to access the bus after the expiration of the
3 window.

1 14. The method of claim 9, wherein the act of regulating comprises:
2 decreasing the duration of one of the windows if the amount of use by the first bus
3 agent approximately decreases below a threshold.

1 15. The method of claim 9, wherein the act of monitoring comprises:
2 not counting clock cycles when the first bus agent accesses the bus.

1 16. A computer system comprising:
2 a local bus;
3 a processor coupled to the local bus;
4 a system controller coupled to the local bus, the system controller having a higher
5 priority than the processor for bus arbitration; and
6 a circuit adapted to:
7 permit the system controller to access the bus during windows of time and
8 prevent the system controller from accessing the bus outside of the windows to permit the
9 processor to access the bus,
10 monitor use of the bus by the system controller during the windows, and
11 selectively regulate the durations of the windows based on the use.

1 17. The computer system of claim 16, wherein the circuit comprises:
2 a timer adapted to determine a number of clock cycles in which the system
3 controller accesses the bus during one of the windows.

1 18. The computer system of claim 16, wherein the circuit is adapted to
2 regulate the durations by decreasing the duration of one of the windows if the amount of
3 use of the bus by the system controller approximately increases above a threshold.

1 19. The computer system of claim 16, wherein the circuit comprises:
2 a timer adapted to not count clock cycles when the processor accesses the bus and
3 count clock cycles when the system controller accesses the bus.

1 20. A computer system comprising:
2 a local bus;
3 a processor coupled to the local bus;
4 a system controller coupled to the local bus and having a higher arbitration
5 priority than the processor; and
6 a circuit adapted to:
7 permit the processor to access the bus during predetermined windows of
8 time,
9 prevent the system controller from accessing the bus during the windows,
10 monitor use of the bus by the processor during the windows, and
11 selectively regulate the durations of the windows based on the use.

1 21. The computer system of claim 20, wherein the circuit comprises:
2 a timer adapted to determine a number of clock cycles in which the processor
3 accesses the bus during one of the windows.

1 22. The computer system of claim 20, wherein the circuit is adapted to permit
2 the system controller to access the bus after the expiration of one of the windows.

1 23. The computer system of claim 20, wherein the circuit is adapted to
2 decrease the duration of one of the windows of the amount of use by the processor
3 approximately decreases below a threshold.

1 24. The computer system of claim 20, wherein the circuit comprises:
2 a timer adapted to not count clock cycles when the processor accesses the bus and
3 count clock cycles when the processor does not access the bus.